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Abstract. This paper study the impact of working temperature on the electrical characteristics 
of gate all around nanowire channel Si-TFET and examines the effect of working temperature 
on threshold voltage, transcondactance (gm), ION/IOFF ratio, drain induced barrier lowering 
(DIBL), and sub-threshold swing (SS). The (Silvaco) simulation tool has been used to 
investigate the working temperature on the Si-TFET characteristics. The temperature range in 
this study is from -25 to 150 
o
C. The results indicate that the TFET must work in electronic 
circuits with the lower temperature as possible to get better performances. Furthermore, the 
TFET has good performances as a temperature nanosensor with diode connection mode under 
ON conditions. 
1.  Introduction  
In nanotechnology regime, The nanowire Tunnel Field Effect Transistors (TFET) are good alternatives 
to replace the existing Metal Oxide Semiconductor Field Effect Transistor (MOSFET) and it has a 
potential candidate for electronic devices, because the TFET have low OFF current (IOFF), small sub-
threshold swing (less than 60 mV/decade), low power consumption  and  reduced Short Channel 
Effects (SCE) [1-5]. 
The physical mechanics of  tunnel field effect transistor TFET is using quantum  band-to-band 
tunneling effect (BTBT) to transport carriers from a valence band of Source (P) to a valance band of 
Drain (D) through the channel or Gate (G) which is totally different from conventional MOSFET 
devices that use thermionic emission  as shown in Figure1[6-10]. There are two models for tunneling 
mechanism, local and non-local tunneling model, the non-local model can be considered very 
important model in the designing of TFET because it keeps sub-threshold swing up to 60 mV/decade 
[11]. Since the current in the TFETs is done by the valence band of the source that comprise lower 
energy the TFETs are considered thermally cooled regime and the SS are not anticipated to be limited 
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by the temperature. On the other hand, in the case of ON current (ION) for the device, the applied 
voltage at the gate (VGS) will pulls back the energy band of  the channel area and decrease the height 
of the barrier. Subsequently the carriers will tunnel from source to channel regions and hence the 
tunneling current will constitute [10]. 
 
Fig. 1. (a) Schematic of a TFET cross section and band diagram along the channel in ON and OFF 
states, (b) Comparison between TEFET and MOSFET according to operation principle (b). 
 
The basic structure of  a TFET is consist of  three region (P-I-N), where source is  highly doped 
with (P+) type, channel is intrinsic doped (I) and drain is highly doped with (N
+
) type and oxide layer 
is surround the Si-channel as shown in Figure1.a [12]. A positive voltage is applied at the drain and 
gate terminals, and biases is reversed between source-channel and drain-channel. TFET fabricated in 
different types of topologies, depending upon tunneling junction electric field and gate electric field.  
There are two most important types of topologies used in fabricated TFET: 
1. Lateral Tunnel Field Effect Transistor (LTFET). 
2. Vertical Tunnel Field Effect Transistor (VTFET). 
But vertical TFETs have a smaller OFF state current and have a steeper sub-threshold swing as 
compared to lateral counterparts [13-14]. Surround gate or GAA structure as shown in Figure 2 
permits more channel width per unit area of silicon nanowire [15]. 
  
2.  Methodology   
A gate all around TFET device has been designed and simulated by using Silvaco program by the 
specified dimension of nanometers scales. Figure 3 shows a cross-sectional area of the geometric 
structure and limited dimension of the device. Where the radius of the silicon intrinsic channel is (R), 
the gate length (LG) and thickness of the gate oxide dielectric material SiO2 is (Tox). 









 respectively. The dimensions of  the channel LG is 200 nm, radius of  the 
channel R is 35nm, SiO2 thickness Tox is 4.5 nm and dimensions for drain and source lengths (LS and 
LD) is 80 nm respectively, other parameters illustrated in Table 1. 
In this work, we used various temperature degrees, from -50°C to 150°C step-up by 25°C. The 
voltage taken at the drain terminal (VDS) is 1v and voltage applied at the gate terminal (VGS) is varied 
from 0v to 1v in step-up 0.1v. Various parameters and characteristics of GAA Si TFET are 
investigated and verified using Silvaco. Some of these parameters are ION/IOFF, SS, DIBL (Drain 
Induced Barrier Lowering) and transconductance (gm), where the drain current ID of a TFET, it 
dependence on the temperature degree according to the following equation [16]:  
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𝐼𝐷 = 𝐴 . 𝑉𝐺𝑠
2 .  𝑒𝑥𝑝 (−
𝐵
𝑉𝐺𝑆
) ……………… (1) 
𝐴 ∝  𝐸𝐺
−0.5 




A and B are carrier effective mass and tunneling barrier 
A relationship between the variations of the energy gap (Eg) with temperature (T) in 
semiconductors is proposed as [17]: 
𝐸𝐺 =𝐸0−𝛼𝑇
2/(𝑇 + 𝛽) ………………(2) 
Where α and β are constants. 
As temperature decreases, the EG increases, leading to parameter B will increase and hence a 
decreasing tunneling current (ID). Also, the sub- threshold swing SS dependence upon the temperature 
degree as following equation [18]: 






  ………………(3) 




  ………………(4) 
So, the temperature effect is dominated on performance of the TFETs due to the temperature 
variation of the band gap (EG). The important of this work lies in achieving low SS, low OFF state 
current, increase ION/IOFF and increase gm at low-temperature degree.  
 
 
Table- I: Parameters of simulated TFET 
Parameter Value 
Channel radius (R) (35) nm 
Oxide thickness (TOX) (4.5) nm 



















Drain  length 80 nm 
Source  length 80nm 
Channel length (L) (200) nm 
 
  
Fig. 2. GAA Si TFET structure 
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3.  Results and Discussion    
Figure 3 illustrates the dependence of threshold voltage on working temperature and the VT decreases 
linearly with increasing working temperature. Figure 4 shows the variation of transconductance 
channel (gm) of TFET with working temperature, the gm decreases exponentially with increasing 
working temperature. 
 Fig. 3. The dependence of threshold voltage on 
working temperature 
 Fig. 4. The variation of transconductance 
channel (gm) of TFET with working temperature. 
 
Figure 5 illustrates the impact of working temperature on drain ON to OFF current (ION/IOFF) ratio, 
which considered is one of the most significant parameters for using transistors in digital electronic 
circuits. According to Figure 5, the maximum ratio of ION/IOFF occurs at -25 
o
C and then exponentially 
decreased. For numerous transistor applications in electronic circuit such as logic gates and amplifiers, 
the highest value of ION/IOFF current ratio is the best for these applications. So, the findings of ON to 
OFF drain current ratio (ION/IOFF) with temperature characteristics may lead to use of TFET in 
electronic circuits with lower temperature to obtain a higher ION/IOFF ratio as possible. 
Figure 6 illustrates the change in subthreshold swing (SS) with working temperature. SS 
mathematically is known as the slope inverse of the transfer characteristics (Id versus Vg) curve under 
condition that the Id in a logarithmic scale. Depending on this figure, SS increases near to be linearly 
with increasing environmental temperature. The minimum SS value is at -50 
o
C, and it is possible to 
define it as a best SS. It is clear that all SS values much under the ideal value of SS in normal 
MOSFET (60 mV/dec). The outcome of SS with working temperature might drive to the use of TFET 
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Fig. 5. The impact of working temperature on 
(ION/IOFF) ratio. 
Fig. 6. The subthreshold swing (SS) with working 
temperature characteristics. 
 
Drain induced barrier lowering (DIBL) is one of the important key parameters for test and evaluate 
the performances of FET structures. DIBL varied depending on environmental temperature of TFET, 





C. So, the raise in working temperature has a serious effect on DIBL, making the TFET works 
with poor performances in electronic circuits. 
Figure 8 shows the temperature sensitivity of both OFF and ON currents with increasing 
environmental temperature. The evaluation of TFET as a temperature nanosensor is possible based on 
this figure. The OFF current temperature sensitivity (IOFF/ΔT) increases exponentially with increasing 




C, while, the temperature 
sensitivity of ON current (ION/ΔT) increases linearly with increasing environmental temperature, and 




C. It is clear that the ION current has the higher temperature 
sensitivity and it is the suitable current for using the TFET as a temperature nanosensor. MOSFET 
structure can be used as a temperature sensor by connecting the diode mode by connecting the gate 
with drain (circuit in Figure 9). Fig. 9 shows the increment of current ΔI with increasing 
environmental temperature at Vg = VDS = VDD=1V, the ΔI increased linearly with temperature, so, the 
TFET has a good performances as a temperature nanosensor. 
Finally, the importance impact of working temperature on ID in TFET could be referring to the 
higher carrier velocity for n-type NWs as the radius minimized [19]. Furthermore, in highly FETs 
scaled-down, the saturation current of drain is controlled by the effective carrier injection velocity 
(Vinj) from the source to the channel. The ballistic transport does not depends on the concept of 
mobility, and the controlling of current will depends on the carrier injection velocity, that is a 
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Fig. 7. The DIBL with working temperature 
characteristics. 
Fig. 8. The temperature sensitivity of both OFF and 
ON currents with increasing environmental 
temperature. 
 
Fig. 9. The increment of current ΔI with increasing environmental temperature at Vg = VDS = VDD=1V. 
4.  Conclusion     
This paper presents the investigation of environmental temperature characteristics of TFET. Silvaco 
simulation tool has been used in this investigation. The findings of VT, gm, ION/IOFF, SS, and DIBL with 
working temperature indicate that the TFET must work in electronic circuits with the lower 
temperature as possible to get better and lower SS and DIBL with higher ION/IOFF ratio. Furthermore, 
the using of TFET as a temperature nanosensor must happen under the ON conditions because of the 
higher ON current temperature sensitivity (ION/ΔT), the TFET has good performances as a temperature 
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